[1]Jinshan Yue ; Ruoyang Liu ; Wenyu Sun ; Zhe Yuan ; Zhibo Wang ; Yung-Ning Tu ; Yi-Ju Chen ; Ao Ren ; Yanzhi Wang ; Meng-Fan Chang ; Xueqing Li ; Huazhong Yang ; Yongpan Liu, "7.5 A 65nm 0.39-to-140.3 TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1× Higher TOPS/mm 2 and 6T HBST-TRAM-Based 2D Data-Reuse Architecture." 2019 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 2019.
[2]Jingyu Wang; Zhe Yuan; Ruoyang Liu; Huazhong Yang; Yongpan Liu, "An N-way group association architecture and sparse data group association load balancing algorithm for sparse CNN accelerators." Proceedings of the 24th Asia and South Pacific Design Automation Conference. ACM, 2019.
| 
